Application No.: 10/825,426 Docket No.: 8733.1033

## **REMARKS**

At the outset, the Examiner is thanked for the thorough review and consideration of the pending application. The Office Action dated March 26, 2008 has been received and its contents carefully reviewed.

Claims 1-31 are currently pending, of which claims 8-31 are withdrawn from consideration. Reexamination and reconsideration of the pending claims is respectfully requested.

In the Office Action, claims 1-3 are rejected under 35 U.S.C. § 102(b) as being anticipated by Komiya (U.S. Patent Application Publication No. 2002/0158587); and claims 4-7 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Komiya in view of Morosawa (U.S. Patent Application Publication No. 2006/0139251). These rejections are respectfully traversed and reconsideration is requested.


Claim 1 is allowable over the cited references in that claim 1 recites a combination of elements including, for example, "... driving thin film transistors TFT connected between the EL cells and compensation voltage supply lines that control the current applied to the EL cells; and a bias switch, connected between the N-1th compensation voltage supply line and a control terminal of the driving TFT connected to the Nth compensation voltage supply line that applies a bias voltage to the driving TFT when a scan pulse is supplied to the N-1th gate line." None of the cited references, singly or in combination, teaches or suggests at least this feature of the claimed invention. Accordingly, Applicants respectfully submit that claim 1, and claims 2-7, which depend therefrom, are allowable over the cited references.

The Examiner asserted that a plurality power lines connected to each of pixel in vertical direction from power source PVDD of Komiya (Fig. 5) corresponds to a plurality of dive supply lines (VDD) described in claim 1, that negative power source (VEE) of the panel corresponds to the compensating voltage supply line (VEE), that driving TFT (TFT2) corresponds to TFT (T2), and that TFT3 corresponds to a bias switch.

However, there are great differences between Komiya and the claimed invention.

At first, as known from the present invention and Fig. 5 of Komiya, the driving TFT of the present invention is connected between EL cells connected to the driving voltage supply line

(VDD) and compensation voltage supply lines (VSLn-1), but the driving TFT (TFT2) of Komiya is connected between the line from the power source (PVDD) and EL cell (EL). That is, the driving TFT (TFT2) of Komiya fails to disclose the driving TFT connected between EL cells connected to the driving voltage supply line (VDD) and compensation voltage supply lines.



Secondly, TFT3 of Komiya is discharged by a discharge gate line, and connected between the negative power source (VEE) of the panel and a node on which the drain terminal of TFT2 and EL element are connected. That is, Komiya fails to disclose the bias switch of the present invention connected between the N-1th compensation voltage supply line and a control terminal of the driving TFT connected to the Nth compensation voltage supply line. As a result, TFT3 of Komiya cannot apply a bias voltage to the driving TFT when a scan pulse is supplied to the N-1th gate line. Accordingly, Applicants respectfully submit that claim 1 is allowable over the cited references.

Applicants believe the application is in condition for allowance and early, favorable action is respectfully solicited. If for any reason the Examiner finds the application other than in condition for allowance, the Examiner is requested to call the undersigned attorney at (202) 496-

7500 to discuss the steps necessary for placing the application in condition for allowance. All correspondence should continue to be sent to the below-listed address.

If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time, or any other fees required to complete the filing of this response, may be charged to Deposit Account No. 50-0911. Please credit any overpayment to deposit Account No. 50-0911. A duplicate copy of this sheet is enclosed.

Dated: 26 June 2008

Respectfully submitted,

Eric J. Nuss

Registration No.

McKENNA LONG & ALDRIDGE LLP

1900 K Street, N.W.

Washington, DC 20006

(202) 496-7500

Attorneys for Applicant